

SynCirc: Efficient Synthesis of Depth-Optimized Circuits from High-Level Languages (Extended Version)*

Arpita Patra¹, Joachim Schmidt², Thomas Schneider², Ajith Suresh³, Hossein Yalame⁴

¹Indian Institute of Science, Bangalore, India | ²TU Darmstadt, Germany

³Technology Innovation Institute (TII), UAE | ⁴Robert Bosch GmbH, Germany

¹arpita@iisc.ac.in | ²joachim.schmidt@stud.tu-darmstadt.de | ²schneider@encrypto.cs.tu-darmstadt.de

³ajith.suresh@tii.ae | ⁴hossein.yalame@de.bosch.com

Abstract—Secure Multi-Party Computation (MPC) enables secure computation on private data. Many of today’s efficient MPC protocols need a representation of the evaluated function as circuit composed of Boolean or Lookup Tables (LUTs). To improve the practicality of MPC, we present SynCirc, a hardware synthesis framework optimized for MPC applications. Built on Verilog and the open-source tool Yosys-ABC, SynCirc introduces custom libraries and constraints for multi-input AND gates, achieving up to $3\times$ reduction in multiplicative depth and online rounds compared to TinyGMW (Demmler et al., CCS’15).

SynCirc also offers an expanded library of efficient building blocks like comparison, multiplexers, equality checks and incorporates Boolean and LUT circuits. For these building blocks, we achieve improvements in multiplicative depth/online rounds between 22.3% and 66.7% over ShallowCC (Büscher et al., ESORICS’16). Our evaluation using the FLUTE framework (Brüggenmann et al., IEEE S&P’23) shows that SynCirc has $116\times$ less online communication than the multi-input AND gate protocol of Trifecta (Faraji and Kerschbaum, PETS’23).

SynCirc introduces novel capabilities, including enhanced support for High-Level Synthesis (HLS) with the XLS tool, enabling developers to create secure functions in C/C++ without the need for expertise in hardware definition languages like Verilog. SynCirc is an open-source toolchain that democratizes secure computation, simplifies circuit synthesis and makes advanced privacy-preserving technologies more accessible.

Index Terms—Hardware Synthesis, Multi-party Computation, Depth Optimization, Logic Design, Lookup Tables, C/C++

I. INTRODUCTION

Recent advances in cryptography engineering have made Secure Multi-party Computation (MPC) [3], [4] more practical and ready for real-world deployment [5]. MPC, a cornerstone of modern cryptography, allows a group of n mutually distrusting parties to jointly compute a public function on their private inputs. In addition to ensuring the correctness of the function’s output, MPC guarantees privacy, meaning that no coalition of up to t corrupt parties can learn more than what the output reveals. The potential of MPC has been demonstrated in various real-world applications, including private advertising, decentralized finance, and private machine learning [6].

Since the first MPC protocols, Yao’s Garbled Circuits (GC) [3] and linear secret sharing schemes (SS) proposed by Goldreich-Micali-Wigderson (GMW) [4], computation over Boolean circuits has been central to MPC, with extensive literature dedicated to designing practically efficient circuit-based secure computation protocols. While manually designing circuits for specific use cases was feasible in the early days, it has become impractical for modern applications, where functions are large and complex. Moreover, hand-made circuits are susceptible to privacy breaches as they can accidentally leak private inputs.

To address these challenges, automated generation of circuits has emerged as a promising solution. This involves automatically compiling high-level function descriptions into efficient circuit representations using logic synthesis [7]–[16]. The optimization criteria are tailored to the characteristics of the MPC protocol used. For example, the GC-based approach, which has a constant number of communication rounds, favors circuits with a minimal number of Boolean AND gates while XOR gates are free [17]. On the other hand, the SS-based approach, with round complexity linear in the circuit’s multiplicative depth, favors circuits with low multiplicative depth [11], [14], [18], [19].

Additionally, MPC protocols incorporating lookup tables (LUTs) have been introduced alongside traditional Boolean circuits for the SS-based approach [15], [20]. They offer a better trade-off between communication rounds and the amount of communication, providing more flexibility in optimizing secure computation protocols. Consequently, the use of logic synthesis tools to synthesize LUTs in addition to Boolean circuits has become necessary [15].

A. Outline and Our Contributions

In this work, we introduce SynCirc, an efficient framework that provides an open-source toolchain for circuit synthesis tailored for MPC circuit generation. SynCirc consists of several building blocks, including support for multi-input AND gates, Lookup Tables (LUTs), and floating-point operations. A major advancement in SynCirc over prior works is its integration with the Google XLS toolchain [21], allowing developers to specify secure functions in C/C++ without

*This article extends the conference paper published at IEEE HOST’21 [1], and is accepted for publication in IEEE TC’26 [2]. Please cite the IEEE TC version.

requiring knowledge of hardware description languages (HDLs) like Verilog. The SynCirc framework is available as open source under the MIT license [22].

Our SynCirc framework minimizes the communication and rounds in the online phase, similar to the TinyGMW framework [14]. This is achieved by significantly reducing the multiplicative depth of the output circuits and some building blocks have up to $3\times$ lower depth than those in [14]. By enhancing both multiplicative depth and communication efficiency, SynCirc, when combined with state-of-the-art 2PC protocols such as ABY2.0 [23] and FLUTE [20], makes MPC more efficient. Our contributions are as follows:

a) Three-layer Architecture: Our SynCirc framework, depicted in Fig. 1 consists of three layers:

Layer I (Gates) includes fundamental Boolean gates like AND, XOR, and NOT, as well as multi-input AND gates (AND3 and AND4). We also introduce LUTs at this layer by modifying the synthesis tool with appropriate parameters. While LUT gates can handle an arbitrary number of inputs, input sizes larger than 8 are typically impractical, as the lookup table size and the complexity of the setup phase in the underlying MPC protocol increases exponentially with the number of inputs [20]. Users developing functions have the flexibility to choose between Boolean gates and LUTs, which can be controlled via a command-line parameter.

Layer II (Blocks) uses the building blocks from Layer I to build essential functionalities commonly found in secure computation applications. It includes operations such as ℓ -bit integer operations, multiplexers, and AES S-boxes. These operations are carefully designed to minimize the multiplicative depth. All of these designs are incorporated into SynCirc as a technology mapping library, allowing for the automatic selection of our depth-optimized implementations over the standard cells provided by Yosys [24].

Layer III (Algorithms) comprises of a set of advanced functionalities that are obtained by assembling the essential functionalities from Layer II, which would otherwise be impractical to do by hand. This includes sorting, private set intersection, floating-point operations, and non-linear activation functions in private machine learning components such as the Rectified Linear Unit (ReLU) and Sigmoid functions.

Although this work focuses on a limited set of functionalities, our framework’s modular design allows for future expansion to support more advanced features. For example, as demonstrated in MPCircuits [16], a more advanced Layer IV (Applications) can be developed to handle applications such as auctions, voting, stable matching, and nearest neighbor search using the existing layers, and we leave this as future work.

b) Comparison with Circuits Compiler Approach: Table I presents the multiplicative depth of SynCirc for basic operations such as addition and multiplication, considering multi-input gates with fan-ins of up to 4. SynCirc has a significant improvement in the multiplicative depth compared to the variants proposed in ShallowCC [18], the state-of-the-art circuit compiler for depth optimized Boolean circuits. Concretely, for 64-bit inputs, SynCirc improve the multiplicative depth of ShallowCC by $1.25\times$ to $2.0\times$. Even a reduction in depth

TABLE I
COMPARISON OF THE MULTIPLICATIVE DEPTH OF OUR CIRCUIT CONSTRUCTIONS USING MULTI-INPUT AND GATES WITH SHALLOWCC [18].

Operation	ShallowCC [18]	SynCirc (This Work)
ℓ -bit Addition	$\log_2(\ell) + 1$	$0.5 \log_2(\ell) + 1$
ℓ -bit Subtraction	$\log_2(\ell) + 2$	$0.5 \log_2(\ell) + 2$
ℓ -bit Multiplication	$2 \log_2(\ell) + 3$	$1.5 \log_2(\ell) + 2$
ℓ -bit Comparison	$\log_2(\ell) + 1$	$0.5 \log_2(\ell) + 1$
$n : 1$ Multiplexer	$\log_2(\log_2(n) + 1)$	$0.25 \log_2(n)$

by one can greatly enhance overall performance in various applications. For example, the comparison operation accounts for more than 93% of the rounds in most MPC-based neural network training and inference tasks [23], [25].

c) Synthesis of Lookup Table (LUT) Circuits: SynCirc provides support for the synthesis of LUT circuits, which yield significantly better performance during the online phase compared to Boolean circuits when evaluated in MPC [20]. For instance, consider the multi-input Boolean circuits generated by SynCirc, which were subsequently evaluated using the 2-party protocol in ABY2.0 [23]. However, since ABY2.0 relies solely on Boolean gates, the round complexity increases as the communication rounds scale linearly with the circuit’s multiplicative depth. SynCirc addresses this issue by integrating LUT circuit generation, making it compatible with the newer and faster secure 2PC protocol in FLUTE [20]. LUT-based MPC reduces round complexity, thereby making it more efficient and preferable in practical applications [15], [20].

d) Support for Floating-point Operations: SynCirc provides support for the synthesis of circuits for floating-point operations, which are essential for applications such as private machine learning [6]. SynCirc integrates these operations using both open-source and commercial tools. Specifically, emphasizing the importance of accessibility and transparency in academic research, SynCirc includes circuits for basic floating-point operations like addition (FP_{ADD}) and multiplication (FP_{MUL}) using open-source software libraries from XLS [21]. Furthermore, within the SynCirc framework, we utilize proprietary libraries from DesignWare [26] to handle complex floating-point operations such as division and square root, thus providing support to licensed customers.

e) Implementation and Benchmarking: We introduce a comprehensive and user-friendly toolchain that automatically compiles C/C++ code or hardware description languages (HDL) like Verilog modules into circuits for secure computation, where the intermediate netlists are synthesized using the open-source Yosys-ABC framework [24], [27]. The integrated compilation pipeline optimizes common operations by lowering them to our depth-optimized building blocks. Additionally, we support floating-point operations through open-source software (OSS) implementations included in XLS [21]. The open-source nature of these building blocks allows SynCirc to be widely adopted without concerns about licensing issues.

To benchmark Boolean circuits with multi-input AND gates, we measure the total number of AND gates and the multiplicative depth of the resulting circuit, as XOR and INV

gates are free in most MPC schemes. For LUT circuits, we evaluate efficiency by analyzing the total number of LUTs and the circuit depth. We benchmark circuits for bit widths from 8 to 64. In addition to circuit characteristics, we assess real-world performance by measuring communication costs when executed using the secure protocols of ABY2.0 [23] and FLUTE [20]. As shown in §V, SynCirc achieves improvements in online communication of up to $117\times$ over the recent multi-input AND gate-based three-party protocol in Trifecta [28].

Our SynCirc framework is independent of the underlying MPC protocol and can be integrated into any MPC framework that supports multi-input AND gates [23] or LUT gates [20]. To summarize, we make the following contributions:

- We introduce SynCirc, an efficient framework with an open-source toolchain for MPC circuit synthesis, supporting multi-input AND gates, Lookup Tables (LUTs), and floating-point operations.
- We integrate SynCirc with the Google XLS [21] toolchain, allowing secure function specification in C/C++ without requiring knowledge of HDLs like Verilog.
- SynCirc significantly reduces multiplicative depth compared to state-of-the-art compilers, improving efficiency in high-latency environments and achieving up to $2\times$ improvement over ShallowCC [18].
- SynCirc incorporates support for LUT circuit synthesis, achieving up to $4\times$ lower online communication and up to $3\times$ better online round complexity over their Boolean circuit counterparts [23].
- We benchmark SynCirc, showing up to a $117\times$ improvement in online communication compared to the multi-input AND gate-based three-party protocol in Trifecta [28].
- We provide an open-source release of SynCirc for the community to use and build upon [22].

Contributions beyond HOST’21 Paper [1]: In this article, we present an extended version of the *SynCirc* toolchain, with new contributions beyond our paper published at the 2021 IEEE International Symposium on Hardware Oriented Security and Trust (HOST) [1]. We now have integrated the High-Level Synthesis (HLS) tool Google XLS [21], enabling developers to specify secure functions as C/C++ code. This integration simplifies the design process and makes the toolchain more accessible to users without expertise in hardware description languages (HDLs). Additionally, we have added support for Lookup Tables (LUTs) and floating-point operations, expanding the toolchain’s capabilities to handle complex numerical computations and privacy-preserving applications like private machine learning. By releasing the framework as open-source software [22], we promote community engagement and facilitate broader adoption. Our new contributions significantly improve the versatility, accessibility, and efficiency of the SynCirc toolchain for MPC circuit synthesis suited for a wider range of applications.

B. Related Work

The most widely accepted methods for logic synthesis include Circuit Compilers (CC) and Hardware Synthesis

Tools (HST). In the Circuit Compilers approach, Fairplay [7], [8] and PAL [10] compile a domain-specific language (DSL) into size-optimized Boolean circuits. The CBMC-GC compiler [9] uses an SAT model checker to generate size-optimized Boolean circuits from ANSI C. The PCF compiler [12] generates a compact assembler-like intermediate representation while the KSS compiler [29] generates Boolean circuits from a DSL description. ShallowCC [18], based on CBMC-GC, takes ANSI C as input and creates depth-optimized Boolean circuits by introducing new building blocks and proposing depth minimization techniques. Similarly, HyCC [19], also based on CBMC-GC, compiles ANSI C code into mixed-protocol Boolean and arithmetic circuits.

Regarding Hardware Synthesis Tools, TinyGarble [13] uses sequential circuits and powerful hardware logic synthesis tools to create size-optimized circuit descriptions. TinyGMW [14], in contrast, focused on synthesizing combinational circuits with low multiplicative depth for SS-based protocols. Dessouky et al. [15] replace 2-input Boolean gates with more compact lookup tables (LUTs) and use FPGA LUT-based synthesis tools for transforming HDL functions into LUT representations for cryptographic protocols. MPCircuits [16] generates size-optimized Boolean circuits for any MPC function using hardware synthesis tools and new technology libraries. Heldmann et al. [30] propose an automated circuit compilation suite based on the LLVM compiler toolchain, with the output further optimized using the ABC logic synthesis tool [31].

In this work, we improve upon the approach of TinyGMW [14], in which industry-grade hardware synthesis tools were modified for logic synthesis. TinyGMW focused on depth-optimized circuits for the GMW paradigm, primarily due to the following reasons: i) it allows pre-computation of communication-intensive, input-independent operations during a setup phase, enabling a high-speed online phase; and ii) GMW supports better parallelization of the same circuit using SIMD operations, leading to high throughput [11], [32]. Additionally, the circuits generated by their toolchain were compatible with the ABY framework [32], which, in 2015, was considered the best known MPC framework for two-party computation (2PC).

Later works such as ABY2.0 [23] and FLUTE [20] substantially improved 2PC Boolean computation by leveraging multi-input AND gates and Lookup Tables (LUTs) while operating in the function-dependent preprocessing paradigm, resulting in a highly efficient online phase. Specifically, ABY2.0 introduced 2PC protocols that efficiently evaluate multi-input AND gates, improving upon those in ABY [32] by a factor of $6\times$ in online communication for a 4-input AND gate. FLUTE [20] extends the protocols from ABY2.0 to evaluate LUTs in a single online round and an improvement of two orders of magnitude in online communication, while retaining similar overall communication compared to previous LUT-based protocols [15].

Our work uses hardware synthesis tools to support both multi-input AND gates and LUT gates, resulting in circuits with improved multiplicative depth. These circuits can then be evaluated using the ABY2.0 protocols [23] or FLUTE [20].




Fig. 1. SynCirc's three-layer architecture.

II. PRELIMINARIES AND BACKGROUND

A. Secure Multi-Party Computation

In this work, we focus on secure computation of Boolean Circuits using linear secret sharing (SS) schemes, as introduced by the GMW protocol [4]. SS-based approaches have better communication than constant-round Garbled Circuit (GC)-based solutions, often resulting in high throughput, and enable balanced workload distribution among parties. This allows for the parallel evaluation of the same circuit using SIMD operations [11], [32]. Additionally, all symmetric cryptographic operations can be precomputed during a preprocessing phase, leading to a highly efficient online phase [32].

Secure evaluation of Look up Table (LUT) circuits [15], [20] serves as a middle ground between constant-round GC-based solutions and high-throughput SS-based approaches. It reduces the round complexity of GMW while achieving better communication efficiency than GCs. Although any secure computation protocol supporting multi-input AND gates can evaluate the Boolean circuits generated by SynCirc, we use ABY2.0 [23] to optimize for a fast online phase. ABY2.0 enhances evaluation performance over its predecessor ABY [32] by introducing function-dependent preprocessing and a new sharing semantic over the traditional GMW sharings. This enables the online communication cost for multi-input AND gates to match that of traditional 2-input AND gates. For secure LUT evaluation, we use the recent FLUTE [20] protocol, which improves over [15]. The key insight of FLUTE is that a lookup table in its disjunctive normal form (DNF) can be evaluated using the optimized inner product protocol of ABY2.0 [23].

B. Hardware Synthesis for Secure Computation

Generating and optimizing a Boolean circuit for secure computation is a tedious and, more importantly, error-prone task. The problem becomes more challenging when aiming to take advantage of the recent advancements where multi-input Boolean gates are taken into account in addition to the standard two-input gates [23], [33]. Instead of 'reinventing the wheel' and building a new compiler [7], [8], [10], [12], [18], works like [13]–[16] showcased the potential of re-purposing

logic synthesis tools. A logic synthesis tool takes a function description, written in a hardware description language (HDL), as input and transforms this function into a suitable output for the standard target technologies. For instance, the target can be either Look up Tables (LUTs) for Field Programmable Gate Arrays (FPGAs), or Boolean gates for Application-Specific Integrated Circuits (ASICs).

Even though HDLs such as Verilog or VHDL undoubtedly provide more convenience and are less error-prone than hand-crafting Boolean circuits, they conceptually differ a lot from traditional imperative programming languages like C/C++ that are known by most programmers. To address this issue, High-Level Synthesis (HLS) toolchains have been developed. These tools compile programs written in high-level languages such as C/C++ to HDL modules. One of the first HLS tools in the 1990s was Handel-C [34]. Since then, more powerful HLS solutions have been developed by the major FPGA vendors and other industry players [35], [36]. Recently, Google has provided an open-source XLS toolchain [21], which we chose for our framework.

However, not all HLS tools are equal in their functionality. For instance, they differ in the high-level language constructs they support. While `goto`, `longjmp`, and function pointers are highly unlikely to be supported, floating-point operations or loops with dynamic ranges are implemented by some while throwing errors in other HLS tools. For the purpose of generating circuits for secure computation, we require the HLS tool to generate combinational circuits instead of pipelined circuits. This requirement is fulfilled by Google XLS [21].

In SynCirc, we use the open-source Yosys-ABC tool [24], [27] for ASIC synthesis, following TinyGMW [14]. In addition, we use the built-in generic FPGA target functionalities for LUT synthesis. SynCirc integrates well with the regular ASIC design flow. We achieve this by instructing the proposed ASIC synthesis to use our customized circuit descriptions instead of the standard cells, and the rest of the workflow is untouched. Hence, it is possible to use tools like the commercial Design Compiler (DC) by Synopsys [26] and we leave the industry-grade realization of SynCirc using commercial synthesis tools as future work.




Fig. 2. Global Flow of our SynCirc framework.

III. GLOBAL FLOW OF SYNCIRC

This section outlines the overall global flow of our SynCirc framework. It begins by highlighting the challenges of logic synthesis for MPC protocols, then provides a detailed explanation of the synthesis pipeline.

A. Challenges of Logic Synthesis for MPC protocols

The generation of circuits for secure computation through hardware synthesis has two main challenges.

First, hardware synthesis tools are designed for platforms like FPGAs and ASICs, which have technology constraints such as the amount and type of logic elements, registers, memory blocks, and propagation delay that differ from those required for Boolean circuits. These tools also rely on layout parameters for synthesis, whereas Boolean circuits for secure computation don't have such layout constraints. Instead, these circuits are evaluated "virtually" using an MPC protocol rather than physically on a chip.

Second, the cost of a gate differs greatly between hardware synthesis and secure computation. For example, XOR gates are nearly cost-free in MPC protocols since they can be evaluated locally. In contrast, traditional logic synthesis does not consider any gate as "free", as every gate has a non-zero physical cost (area). Therefore, logic synthesis tools need to be adapted to the cost metrics of MPC protocols, particularly in generating Boolean circuits optimized for multiplicative depth for protocols like ABY2.0 [23].

B. Synthesis Pipeline

Fig. 2 illustrates the synthesis pipeline of our SynCirc framework, which extends the high-level flow of TinyGMW [14]. The primary goal of our synthesis tool is to generate circuits for secure computation based on functions specified in C/C++ or in a hardware description language (HDL). In addition to generating Boolean circuits with multi-input AND gates, our framework SynCirc also supports the generation of circuits composed of lookup tables (LUTs).

The main entry point of our toolchain is a single cross-platform executable which takes a C/C++ or Verilog input file and produces the output circuit in the Bristol circuit format¹ or a custom human-readable text format. All intermediate steps, detailed next, are performed automatically, requiring minimal user interaction.

If the input provided is C/C++ code, a High-Level Synthesis (HLS) pass is performed first. Otherwise, this step is skipped. The HLS pass consists of three separate stages using components from Google's XLS toolchain [21]. First, the input C/C++ code is parsed and converted into an intermediate representation (IR) using the `xlscc` tool. The structure of the IR facilitates optimization of the design, as performed by the `opt` executable. Finally, the IR is translated to Verilog code using the `codegen` tool, which unrolls a pipelined Verilog module into a combinational Verilog module.

To proceed with a Verilog design, the next step involves translating high-level functionalities expressed in the design, such as arithmetic operations, into their gate-level representation. While Yosys [37] provides built-in implementations for standard Verilog operators, these are not optimized for depth, and neither are the custom libraries of TinyGarble [13] and MPCircuits [16].

To address this, we developed a specialized synthesis technology library that includes circuits optimized for multiplicative depth in basic arithmetic and logic operations. We integrated these depth-optimized blocks into the library of the hardware synthesis tools Yosys [37] and ABC [27], and re-engineered the toolchain to automate the mapping of designs to our custom circuit descriptions, rather than the standard cells. Detailed descriptions of the building blocks implemented in our work, including floating-point operations, are provided in §IV. We customize the Yosys workflow to prioritize multiplicative depth-optimized implementations, using the Yosys standard cell library as a fallback only when an operation is not covered by our blocks.

The next step in the synthesis pipeline involves mapping logic gates to the target architecture. In conventional electronic design, this target could be an ASIC or an FPGA. For an ASIC, logic gates are mapped to the gates available in the target technology (e.g., NAND and NOR in CMOS logic). For FPGAs, logic gates are mapped to LUTs that are then placed on the target FPGA chip. For secure computation, we define a custom ASIC target using a technology library that describes circuits with multi-input AND gates. For LUT circuits, we utilize the FPGA mapping capabilities built into Yosys.

¹<https://nigel-smart.github.io/MPC-Circuits/>

In the case of multi-input AND circuits, the technology library includes the Boolean functions they represent and parameters like the delay and area of the physical gate. For Boolean circuit synthesis with multi-input AND gates, we use our custom technology library, which specifies various ASIC cells using the Liberty format [37, Fig. 3]. This library defines the Boolean functions and physical properties of each cell. In our implementation, we define AND2, AND3, AND4, NOT, XOR, XNOR, and OR cell types. We only specify cell area, as other physical properties are not relevant for our purposes. We use the ABC tool [31] to minimize the total area of the design. The areas for NOT, XOR, and XNOR cells are set to zero (as they are free in MPC), while AND2, AND3, and AND4 gates are assigned decreasing non-zero areas to incentivize ABC to prefer larger multi-input AND gates. The area of OR gates is set to an arbitrarily high value to encourage substitution by other gate types.

In our work, we use the Yosys-ABC toolchain [24], [27], an open-source framework that uses gates from a specified technology library to generate a gate-level implementation of the design. To optimize the combinational logic in these gate-level netlists, we utilize the external Berkeley ABC tool [31], which is integrated into Yosys [37]. The abc pass within Yosys extracts the combinational gate-level components of the design, processes them through ABC, and then reintegrates the optimized results.

For LUT circuit synthesis, which we evaluate using FLUTE [20], the synthesis flow remains similar until the point where the target technology mapping occurs. Here, instead of mapping to our custom technology library, we instruct ABC [31] to pack the logic gates into LUTs, with the maximum input size defined by the user.

There is a strong relation between reducing circuit depth and optimizing the delay of a circuit’s critical path. The critical path is the longest path in the circuit where signal propagation delay cannot be further reduced. The maximum frequency at which a chip or FPGA design can operate is determined by the length of this critical path, making its reduction a key goal in hardware design, a process known as timing-driven synthesis. Currently, Yosys [37] does not support timing-driven synthesis natively. Instead, we achieve low depth by automatically selecting building blocks optimized for small depth.

IV. BUILDING BLOCKS LIBRARY

This section presents the depth-optimized circuits generated using our SynCirc framework, as illustrated in Fig. 1. We categorize the circuits into two types: i) Basic – that form the building blocks for most of the secure computation tasks, and ii) Advanced – that use the basic circuits to build circuits for complex functionalities. All of the below circuits outperform the state-of-the-art circuits in multiplicative-depth.

In this section, we focus on some of the basic circuits in Layer II of SynCirc (see Fig. 1), which include circuits for the Adder/Subtractor, Comparator, Multiplexer, and Equality operations. Detailed descriptions and architecture diagrams of the building blocks are given in [1]. Following this, we provide details on the synthesis of floating-point functionalities, which we newly introduce.

All the circuits in Layer I of Fig. 1 are synthesized using multi-input AND gates. However, each block can easily be replaced by a LUT. For instance, instead of using a 4-input AND gate for an equality check [1], [23], we can simply use a 4-input LUT. Furthermore, the Yosys+ABC [24], [27] toolchain in our compilation pipeline automatically assembles Boolean gates into appropriate LUTs. Finally, we validate our designs using test bench simulations.

We start by discussing the simplicity that SynCirc introduces to circuit synthesis by offering support for high-level languages.

A. Support for High-level Language Synthesis

To showcase the advantages of high-level language synthesis, we use a 16-bit division operation as an example. In SynCirc, this can be written either in Verilog (cf. Listing 1) or in C/C++ (cf. Listing 2).

```

1 module Division16(x,y,o);
2   input  [15:0] x,y;
3   output [15:0] o;
4   wire  [31:0] temp1[16:0];
5   wire  [31:0] temp2[15:0];
6   assign temp1[16] = {{16{1b0}}, x};
7   genvar i;
8   generate
9   for(i = 15; i >= 0; i = i - 1) begin:MyDIV
10    if (i > 0)
11      SUB_CLF _SUB(.x_1(temp1[i+1]),.x_2({{(16-i)
12        {1b0}}, y}, {g{1b0}})),.out({o[i],temp2[i]}));
13    else
14      SUB_CLF _SUB(.x_1(temp1[i+1]),.x_2({{(16-i)
15        {1b0}}, y}),.out({o[i],temp2[i]}));
16      MUX _MUX(.x_1(temp1[i+1]),.x_2(temp2[i]),.s
17        (o[i]),.out(temp[i]));
18    end
19  endgenerate
20 endmodule

```

Listing 1. Verilog code for 16-bit Division circuit in SynCirc [1].

```

1 short division(short x, short y) {
2   return x / y;
3 }

```

Listing 2. C/C++ code for 16-bit Division in SynCirc.

The key difference between both lies in the level of hardware control versus abstraction. The Verilog implementation (Listing 1) involves a detailed, low-level description of the hardware circuit, specifying wires, multiplexers, and control logic to manage data flow. On the other hand, the C/C++ implementation (Listing 2) abstracts away these hardware details, allowing the division to be written more compactly and handled by built-in machine instructions. This comparison highlights how the support for synthesis of high-level languages simplifies the process through abstraction in SynCirc, compared to the precise hardware control and optimization in the Verilog-based synthesis.

B. Layer II - Basic Functionalities

1) *Customized Ladner-Fischer Adder*: To add two ℓ -bit values, the traditional Ripple-Carry Adder (RCA) uses a structure where the carry-out of each stage is directly passed to the carry-in of the next stage, resulting in a multiplicative

TABLE II
MULTIPLICATIVE DEPTH OF ADDER CIRCUITS FOR BITWIDTH ℓ .

Work	Depth	8	16	32	64
Ripple-Carry [38]	$\ell - 1$	7	15	31	63
Ladner-Fischer [11]	$2\lceil \log_2(\ell) \rceil + 1$	7	9	11	13
Sklansky [18]	$\lceil \log_2(\ell) \rceil + 1$	4	5	6	7
ABY2.0 [23]	$\lceil \log_4(\ell) \rceil + 1$	2	–	–	4
SynCirc (This Work)	$\lceil \log_4(\ell) \rceil + 1$	2	3	3	4

TABLE III
MULTIPLICATIVE DEPTH OF COMPARISON CIRCUITS FOR BITWIDTH ℓ .

Work	Depth	16	32	64
Sequential GT [38]	ℓ	16	32	64
Recursive GT [40]	$\lceil \log_2(\ell) \rceil + 1$	5	6	7
ABY2.0 [23]	$\lceil \log_4(\ell) \rceil + 1$	–	–	4
SynCirc (This Work)	$\lceil \log_4(\ell) \rceil + 1$	3	3	4

depth of ℓ [38]. Carry-Lookahead Adders (CLAs) achieve lower depth by calculating carry bits in advance.

In SynCirc, we use the CLA by Ladner-Fischer [11], which has a multiplicative depth of $2\lceil \log_2(\ell) \rceil + 1$ when using standard 2-input Boolean AND gates. Our customized version ADD_{CLF} , generated by our toolchain, achieves a multiplicative depth of $\lceil \log_4(\ell) \rceil + 1$, applicable for any ℓ . For 64-bit inputs, this reduces the depth by approximately 42% compared to the ShallowCC compiler [18]. A comparison of our adder with other circuits is presented in Table II.

2) *Comparison (COMP)*: To compare two ℓ -bit values x and y (where $x > y$), the standard approach [39] requires a depth of ℓ , while the recursive approach [40] reduces this to a depth of $\lceil \log_2(\ell) \rceil + 1$. By using multi-input AND gates with a fan-in of up to 4, our COMP circuit further reduces the depth to $\lceil \log_4(\ell) \rceil + 1$. The circuit for comparing 8-bit values is illustrated in Fig. 3. Table III compares our construction with previous works.




Fig. 3. Multiplicative depth-optimized 8-bit comparison circuit [40].

3) *Multiplexer (MUX)*: Multiplexers (MUX) are essential building blocks for both control and data flow in Boolean circuits. They handle tasks like evaluating conditionals and accessing arrays. The construction of [17] achieves an optimal multiplicative depth of 1 for a 2-to-1 MUX using just a single

TABLE IV
MULTIPLICATIVE DEPTH OF MULTIPLEXER CIRCUITS FOR n CHOICES.

Work	Depth	8	16	32
MUX-Tree [11]	$\lceil \log_2(n) \rceil$	3	4	5
MUX-DNFs [18]	$\lceil \log_2(\lceil \log_2(n) \rceil) \rceil + 1$	3	4	4
MUX-DNFd [18]	$\lceil \log_2(\lceil \log_2(n) + 1 \rceil) \rceil$	2	3	3
SynCirc (This Work)	$\lceil \log_8(n) \rceil$	1	2	2
% reduction in depth over best previous		50.0%	33.0%	33.0%

AND2 gate per pair of input bits. For an 8-to-1 MUX, the tree architecture has a depth of 3 [14]. Figure 4 illustrates the structure of a 4-to-1 MUX.




Fig. 4. Multiplicative depth-optimized 4-to-1 multiplexer (MUX).

By using multi-input AND gates, SynCirc improves the tree-based construction, resulting in multiplicative depth of 1 for 2-to-1, 4-to-1, and 8-to-1 multiplexers. Table IV compares the multiplicative depth of the multiplexer circuits generated by our toolchain for different numbers of inputs (n) and compares them against existing works. For an 8-to-1 MUX, the multiplexer generated by SynCirc has 50% lower multiplicative depth than those in ShallowCC [18].

C. Floating-point Operations

Floating point operations have been widely studied in the context of MPC [20], [32], [41], including an implementation on the protocol level [41]. Although floating-point operations are more expensive than integer or fixed-point operations, they provide higher accuracy and range, hence are ideal for less frequent calculations that need to be very accurate [32], [41].

We synthesized basic floating-point operations like addition and multiplication using the open-source designs from the Google XLS standard library [21]. For synthesizing complex floating-point operations like division, we utilized the IP blocks from Synopsys Design Compiler [26], similar to FLUTE [20]. Since these IP blocks by Synopsys are proprietary, they are not included in our open-source release.

V. EVALUATION

We present the evaluation of the SynCirc framework next. We begin by describing the experimental setup (§V-A) and then compare the circuits generated by our framework with those from the literature, including floating-point functionalities (§V-B). Following this, we provide a detailed evaluation of the circuits generated by SynCirc using the ABY2.0 [23] and

FLUTE [20] protocols, and compare their costs (§V-C). Finally, we compare our results with the multi-input AND protocols in Trifecta [28] (§V-D), and Garbled LUTs in [42] (§V-E).

A. Experimental Setup

We implemented all functionalities in Verilog and synthesized the netlists using the open-source logic synthesis framework Yosys-ABC [24], [27] and the High-Level Synthesis (HLS) toolchain XLS [21], both of which are included in our open-source release [22]. All experiments were conducted on a machine equipped with an Intel Core i9-7960X CPU @ 2.80 GHz and 128 GB of RAM. All the designs evaluated in this section are part of our open-source framework, including the basic floating-point operations addition and multiplication using the C++ library by Google XLS [21]². Additionally, we have evaluated some of the complex floating-point functionalities like division using the proprietary Synopsys DC IP [26].

We evaluate all the synthesized circuits generated by our SynCirc framework against state-of-the-art counterparts. Our primary benchmark for assessing the efficiency of the synthesis framework is multiplicative depth. This refers to the maximum number of AND2 gates (including multi-input gates) along any path from an input to an output in the circuit. For LUT circuits, the multiplicative depth indicates the maximum number of LUT gates along any path.

In addition to multiplicative depth, we report the circuit size based on the number of non-free gates. For multi-input AND circuits, these gates include AND2, AND3, and AND4 gates. XOR and INV gates are excluded from our benchmarking since linear secure computation protocols allow local evaluation of XOR gates. For LUT circuits, we count LUT gates grouped by their number of inputs δ .

When comparing the evaluation efficiency of our circuits using ABY2.0 [23] and FLUTE [20] with their respective counterparts, we use communication as the benchmark and report the improvements over existing solutions.

B. Benchmark Evaluation

Table V summarizes the details of the improved building blocks obtained via our synthesis framework. As evident from the table, we achieve multiplicative depth improvements ranging up to $3\times$ over existing methods. This improvement is amplified for applications where these circuits contribute to most of the online rounds. For instance, consider the ReLU circuit where we improve the depth by at least $1.5\times$ over [46]. As shown in ABY2.0 [23], the ReLU circuit contributes to more than 90% of the online rounds for a two-layer deep neural network, showcasing the significance of our improvement. Furthermore, SynCirc introduces support for floating-point operations, with multiplicative depth improvements of up to $2\times$ over [14].

For the analysis of the online communication, the number of AND gates can serve as a metric when using ABY2.0, as ABY2.0 incurs constant online communication costs for AND gates, regardless of the fan-in. The circuits generated

by SynCirc have the same complexity as the hand-optimized circuits in ABY2.0. When evaluated using the ABY2.0 protocol, our circuits reduce communication by a factor of $1.1\times$ to $3\times$ compared to the best previous work in most cases. As pointed out in ABY2.0, the number of online rounds is critical for protocol efficiency in high-latency networks like the Internet. Thus the evaluation of our circuits with ABY2.0 provides good online performance w.r.t. both communication and rounds.

C. Comparison with Lookup Table (LUT)-based MPC

In this section, we analyze the efficiency of SynCirc for synthesizing LUT circuits. Table VI shows how in SynCirc circuits the LUT sizes vary based on the number of inputs δ and outputs σ . Following previous works [15], [20], we limit LUT sizes to a maximum of 8 inputs and outputs ($1 \leq \delta, \sigma \leq 8$) during synthesis.

In [1], we compared with the then state-of-the-art LUT-based approach of Dessouky et al. [15], which offered two variants: i) OP-LUT, optimized for online communication, and ii) SP-LUT, optimized for total communication. When evaluated using the more recent ABY2.0 [23] protocol, our depth-optimized Boolean circuits have $210\times$ lower setup communication compared to OP-LUT, and up to an $82\times$ lower online communication compared to SP-LUT, albeit with increased setup communication.

In Table VII, we compare the communication and round complexity of LUT circuits evaluated with FLUTE [20] to Boolean circuits evaluated with ABY2.0 [23] for 32-bit values. The results show that the LUT circuits using FLUTE consistently achieve up to $4\times$ lower online communication compared to Boolean circuits using ABY2.0 across all circuits. Similarly, the online round complexity of the LUT circuits improves by up to $3\times$. This improvement is mainly due to SynCirc’s ability to synthesize LUT circuits with up to 8 inputs, whereas Boolean circuits are limited to 4-input AND gates. However, Boolean circuits evaluated with ABY2.0 outperform the LUT circuits in total communication, achieving up to $9\times$ lower communication. This is because offline communication in both ABY2.0 and FLUTE increases exponentially with the fan-in of multi-input AND gates or the input size δ of LUTs. Therefore, while LUT circuits are ideal for scenarios prioritizing online efficiency, Boolean circuits are better suited for minimizing overall communication costs.

In conclusion, SynCirc’s circuit synthesis, combined with FLUTE [20] and ABY2.0 [23], offers a versatile framework that balances different requirements for online and total communication efficiency.

D. Comparison with Multi-input ANDs in Trifecta [28]

In this section, we compare our work to the recent semi-honest three-party protocol (3PC) presented in Trifecta [28]. Trifecta is optimized for high-latency WAN networks and aims to reduce multiplicative depth—and consequently the number of communication rounds—by using multi-input AND gates. In contrast to ABY2.0 [23], their 3PC setting allows for *asymmetric communication*, where the amount of data

²<https://github.com/google/xls/blob/main/xls/dslx/stdlib/apfloat.x>

TABLE V
SYNTHESIS RESULTS OF IMPROVED BUILDING BLOCKS COMPARED TO BEST CIRCUITS IN THE LITERATURE FOR INPUTS OF BITWIDTH ℓ . #AND IS THE TOTAL NUMBER OF MULTI-INPUT AND GATES.

Circuit	Bitwidth	Literature		SynCirc					Depth Improvement
		AND2	Depth	AND2	AND3	AND4	#AND	Depth	
Layer II - Basic Functionalities									
ADD _{CLF} [18]	$\ell = 16$	64	5	21	15	11	47	3	1.7×
	$\ell = 32$	160	6	50	43	54	147	3	2.0×
	$\ell = 64$	384	7	109	133	342	584	4	1.8×
SUB _{CLF} [18]	$\ell = 16$	129	6	24	14	11	49	3	2.0×
	$\ell = 32$	311	7	52	42	63	157	3	2.3×
	$\ell = 64$	705	8	106	135	344	585	4	2.0×
BitExt [25]	$\ell = 16$	46	6	6	6	9	21	3	2.0×
	$\ell = 32$	94	7	14	15	20	49	3	2.3×
	$\ell = 64$	190	8	26	27	54	107	4	2.0×
MUL _{CLF} [18]	$\ell = 16$	576	11	466	43	54	563	8	1.4×
	$\ell = 32$	2208	13	1933	133	342	2408	10	1.3×
COMP [14]	$\ell = 16$	42	5	10	11	5	26	3	1.7×
	$\ell = 32$	89	6	20	21	16	57	3	2.0×
	$\ell = 64$	184	7	30	32	32	94	4	1.8×
4-to-1 MUX [14]	$\ell = 16$	48	2	32	32	–	64	1	2.0×
	$\ell = 32$	96	2	64	64	–	128	1	2.0×
	$\ell = 64$	192	2	128	128	–	256	1	2.0×
8-to-1 MUX [14]	$\ell = 16$	112	3	–	64	64	128	1	3.0×
	$\ell = 32$	224	3	–	128	128	256	1	3.0×
	$\ell = 64$	448	3	–	256	256	512	1	3.0×
EQ [14]	$\ell = 16$	15	4	–	–	5	5	2	2.0×
	$\ell = 32$	31	5	1	–	10	11	3	1.7×
	$\ell = 64$	63	6	–	–	21	21	3	2.0×
AES Sbox [43]		34	4	30	4	–	34	3	1.3×
Layer III - Advanced Functionalities									
FP _{ADD} [14]	$\ell = 32$	1820	59	7	112	525	644	26	2.3×
OSS FP _{ADD} [21]	$\ell = 32$	–	–	1030	200	709	1939	60	1.0×
FP _{MUL} [14]	$\ell = 32$	3016	47	5	227	826	1058	24	1.9×
OSS FP _{MUL} [21]	$\ell = 32$	–	–	1473	199	1182	2854	49	1.0×
FP _{DIV} [14]	$\ell = 32$	5395	296	23	268	1667	1958	133	2.2×
FP _{SQRT} [14]	$\ell = 32$	2455	197	11	169	676	856	93	2.1×
DIV [14]	$\ell = 16$	1542	93	697	672	1563	2932	69	1.4×
	$\ell = 32$	7079	207	2662	3669	13133	19464	189	1.1×
SORT [44] ($n = 16$)	$\ell = 16$	4800	60	2080	880	400	3360	40	1.5×
DST _M [44]	$\ell = 16$	241	13	133	91	87	311	8	1.7×
PSI [16], [45]		32736	10	–	–	10912	10912	5	2.0×
ReLU [46]	$\ell = 16$	62	7	22	6	9	37	5	1.4×
	$\ell = 32$	126	8	46	15	20	81	5	1.6×
	$\ell = 64$	254	9	90	27	54	171	6	1.5×
Sigmoid [46]	$\ell = 16$	140	8	44	44	18	106	5	1.6×
	$\ell = 32$	284	9	92	94	40	226	5	1.8×
	$\ell = 64$	572	10	180	182	108	470	6	1.7×
Maxpool [14] ($n = 16$)	$\ell = 16$	870	24	236	690	558	1484	12	2.0×
	$\ell = 32$	1815	28	504	1422	1248	3174	12	1.8×
	$\ell = 64$	3720	32	724	1600	2496	4820	15	2.1×

transmitted between parties P_1 and P_2 is different from that transmitted between P_1 and P_3 .

In Table VIII, we compare the online communication required to evaluate circuits for three arithmetic operations. We use circuits generated by SynCirc and evaluate them with FLUTE [20], comparing the results to the online communication costs reported in Trifecta [28]. To ensure a fair comparison, we focus only on online communication since FLUTE is a

two-party protocol, whereas Trifecta is an honest majority three-party protocol. The evaluation is conducted on circuits with bitwidth $\ell = 32$. As shown in the table, SynCirc + FLUTE has significantly better communication than Trifecta, ranging from 18× for multiplication to 116× for comparison.

TABLE VI
THE RANGE OF LUT SIZES ACROSS DIFFERENT CIRCUITS IN SYNCIRC. HERE, δ -LUT SHOWS THE COUNT OF δ -TO- σ LUTS, WHERE THE NUMBER OF OUTPUTS σ VARIES FROM 1 TO 8.

Circuit	2-LUT	3-LUT	4-LUT	5-LUT	6-LUT	7-LUT	8-LUT
Layer II - Basic Functionalities							
ADD _{CLF}	–	–	–	2	1	7	17
SUB _{CLF}	–	–	–	2	1	7	17
BitExt	–	–	–	1	–	4	8
MUL _{CLF}	–	–	2	15	51	111	324
COMP	–	1	–	–	–	1	9
4-to-1 MUX	–	–	–	–	4	–	–
8-to-1 MUX	–	4	–	–	8	–	–
EQ	–	–	1	–	–	–	12
Sbox	–	–	–	–	–	–	1
Layer III - Advanced Functionalities							
FP _{ADD}	–	–	5	10	16	97	213
FP _{SUB}	1	2	5	8	19	88	205
FP _{MUL}	1	–	4	11	31	148	485
FP _{DIV}	–	6	14	26	86	267	564
FP _{SQR}	1	–	–	5	18	53	210
FP _{SQRT}	2	5	7	13	58	131	285
FP _{SIN}	–	2	8	17	66	195	551
FP _{COS}	2	1	6	23	83	196	515
DIV	159	305	354	260	251	359	548
SORT (n = 16)	–	96	144	8	80	2544	416
DST _M	47	20	38	22	41	8	74
PSI	32	–	–	–	–	–	4672
ReLU	–	4	–	1	–	4	8
Sigmoid	–	–	–	2	4	8	16
Maxpool (n = 16)	–	28	22	–	60	–	264

TABLE VII
COMPARISON OF COMMUNICATION AND ONLINE ROUNDS R OF CIRCUITS GENERATED BY SYNCIRC WHEN EVALUATED USING ABY2.0 [23] AND FLUTE [20]. BITWIDTH $l = 32$ BIT.

Circuit	ABY2.0 [23]			FLUTE [20]		
	Online (KiB)	Total (KiB)	R	Online (KiB)	Total (KiB)	R
Layer II - Basic Functionalities						
ADD _{CLF}	0.036	0.458	3	0.017	2.090	3
SUB _{CLF}	0.038	0.510	3	0.017	2.090	3
MUL _{CLF}	0.588	3.808	10	0.452	34.289	8
COMP	0.014	0.159	3	0.005	1.217	3
Sbox	0.008	0.032	3	0.002	0.130	1
Layer III - Advanced Functionalities						
FP _{ADD}	0.517	6.007	26	0.186	23.279	15
FP _{SUB}	0.511	5.952	26	0.179	21.918	15
FP _{MUL}	0.554	8.118	24	0.340	48.741	13
FP _{DIV}	2.058	21.558	133	0.534	69.513	78
FP _{SQR}	0.309	4.208	17	0.194	21.391	9
FP _{SQRT}	1.405	14.190	93	0.268	35.918	48
FP _{SIN}	0.774	10.541	39	0.461	57.594	24
FP _{COS}	0.793	10.713	39	0.462	57.149	24

E. Comparison with Garbled LUTs [42]

Heath et al. [42] recently proposed logrow, a method for garbling LUTs that integrates with state-of-the-art constant-round optimizations for Yao’s Garbled Circuits [17], [47]. To our knowledge, no public implementation of logrow is available. Therefore, we rely on the formulas from the publication to estimate communication costs for our comparison.

TABLE VIII
ONLINE COMMUNICATION IN KiB FOR CIRCUITS GENERATED BY SYNCIRC EVALUATED USING FLUTE [20] COMPARED TO TRIFECTA [28]. BITWIDTH $l = 32$.

Circuit	Online Communication [KiB]		
	Trifecta [28]	SynCirc + FLUTE [20]	Improvement
ADD _{CLF}	1.325	0.017	77.9×
MUL _{CLF}	8.533	0.452	18.9×
COMP	0.584	0.005	116.8×

TABLE IX
TOTAL COMMUNICATION IN KiB FOR SYNCIRC USING FLUTE [20] COMPARED TO LOGROW GARBLING [42].

Circuit	Total Communication [KiB]		
	SynCirc + logrow [42]	SynCirc + FLUTE [20]	Improvement
FP _{ADD}	144.348	23.279	6.2×
FP _{SUB}	138.155	21.918	6.3×
FP _{MUL}	274.346	48.741	5.6×
FP _{DIV}	405.762	69.513	5.8×
FP _{SQR}	148.403	21.391	6.9×
FP _{SQRT}	203.620	35.918	5.7×
FP _{SIN}	361.478	57.594	6.3×
FP _{COS}	358.167	57.149	6.3×

Table IX compares the total communication of SynCirc evaluated with FLUTE [20] with that using logrow [42], showing up to 6.9× improvement.

VI. CONCLUSION AND FUTURE DIRECTIONS

With rising complexity of applications, manually designing circuits for secure computation becomes impractical due to risks of data leakage and errors. This calls for user-friendly, open-source frameworks that can generate these circuits from high-level programming languages. With SynCirc, we address this gap by proposing the first hardware synthesis framework that accommodates both multi-input AND gates and LUTs to generate depth-optimized circuits for secure computation. Our improvements since the underlying HOST’21 paper [1] include an integrated compilation pipeline, additional building blocks for floating point operations, and generation of LUT-based circuits.

Using built-in high-level synthesis, we offer an easy-to-use interface for specifying functions in C/C++. SynCirc outperforms state-of-the-art compilers for secure computation in circuit depth by up to $2.3\times$. Additionally, our circuits achieve improvements in online communication of up to $117\times$ over the recent 3PC protocol with multi-input ANDs in Trifecta [28].

While SynCirc utilizes proprietary IPs from Synopsis DC [26] and open-source IPs from Google XLS [21], it is important to note that these IPs were not originally designed with MPC compatibility in mind. Therefore, a promising direction for future work is to develop these circuits from scratch, ensuring they are optimized for MPC applications. Other directions for future work are support for sequential circuits to reduce circuit storage size, and support for more high-level inputs such as complete neural networks for easy deployment of Privacy-Preserving Machine Learning.

ACKNOWLEDGEMENTS

This project received funding from the ERC under the European Union’s Horizon 2020 research and innovation program (grant agreement No. 850990 PSOTI). It was co-funded by the DFG within SFB 1119 CROSSING/236615297 and GRK 2050 Privacy & Trust/251805230.

REFERENCES

- [1] A. Patra, T. Schneider, A. Suresh, and H. Yalame, “SynCirc: Efficient Synthesis of Depth-Optimized Circuits for Secure Computation,” in *IEEE HOST*, 2021.
- [2] —, “SynCirc: Efficient Synthesis of Depth-Optimized Circuits for Secure Computation,” in *IEEE TC*, 2026, <https://doi.org/10.1109/TC.2026.3673169>.
- [3] A. C. Yao, “How to Generate and Exchange Secrets (Extended Abstract),” in *IEEE FOCS*, 1986.
- [4] O. Goldreich, S. Micali, and A. Wigderson, “How to Play any Mental Game or A Completeness Theorem for Protocols with Honest Majority,” in *ACM STOC*, 1987.
- [5] UC Berkeley EECS Security Group, “MPC Deployments: A Hub for Real-World Secure Multiparty Computation Deployments,” <https://mpc.cs.berkeley.edu>, 2025.
- [6] L. K. Ng and S. S. Chow, “SoK: Cryptographic Neural-Network Computation,” in *IEEE S&P*, 2023.
- [7] D. Malkhi, N. Nisan, B. Pinkas, and Y. Sella, “Fairplay-Secure Two-Party Computation System,” in *USENIX Security*, 2004.
- [8] A. Ben-David, N. Nisan, and B. Pinkas, “FairplayMP: A System for Secure Multi-Party Computation,” in *ACM CCS*, 2008.
- [9] A. Holzer, M. Franz, S. Katzenbeisser, and H. Veith, “Secure Two-Party Computations in ANSI C,” in *ACM CCS*, 2012.
- [10] B. Mood, L. Letaw, and K. R. B. Butler, “Memory-Efficient Garbled Circuit Generation for Mobile Devices,” in *FC*, 2012.
- [11] T. Schneider and M. Zohner, “GMW vs. Yao? Efficient Secure Two-Party Computation with Low Depth Circuits,” in *FC*, 2013.
- [12] B. Kreuter, A. Shelat, B. Mood, and K. R. B. Butler, “PCF: A Portable Circuit Format for Scalable Two-Party Secure Computation,” in *USENIX Security*, 2013.
- [13] E. M. Songhori, S. U. Hussain, A. Sadeghi, T. Schneider, and F. Koushanfar, “TinyGarble: Highly Compressed and Scalable Sequential Garbled Circuits,” in *IEEE S&P*, 2015.
- [14] D. Demmler, G. Dessouky, F. Koushanfar, A. Sadeghi, T. Schneider, and S. Zeitouni, “Automated Synthesis of Optimized Circuits for Secure Computation,” in *ACM CCS*, 2015.
- [15] G. Dessouky, F. Koushanfar, A. Sadeghi, T. Schneider, S. Zeitouni, and M. Zohner, “Pushing the Communication Barrier in Secure Computation using Lookup Tables,” in *NDSS*, 2017.
- [16] M. S. Riaz, M. Javaheripi, S. U. Hussain, and F. Koushanfar, “MPCircuits: Optimized Circuit Generation for Secure Multi-Party Computation,” in *IEEE HOST*, 2019.
- [17] V. Kolesnikov and T. Schneider, “Improved Garbled Circuit: Free XOR Gates and Applications,” in *ICALP*, 2008.
- [18] N. Büscher, A. Holzer, A. Weber, and S. Katzenbeisser, “Compiling Low Depth Circuits for Practical Secure Computation,” in *ESORICS*, 2016.
- [19] N. Büscher, D. Demmler, S. Katzenbeisser, D. Kretzmer, and T. Schneider, “HyCC: Compilation of Hybrid Protocols for Practical Secure Computation,” in *ACM CCS*, 2018.
- [20] A. Brüggemann, R. Hundt, T. Schneider, A. Suresh, and H. Yalame, “FLUTE: Fast and Secure Lookup Table Evaluations,” in *IEEE S&P*, 2023.
- [21] “XLS: Accelerated HW Synthesis,” <https://google.github.io/xls>, 2020.
- [22] “SynCirc Source Code,” <https://crypto.de/code/SynCirc>, 2024.
- [23] A. Patra, T. Schneider, A. Suresh, and H. Yalame, “ABY2.0: Improved Mixed-Protocol Secure Two-Party Computation,” in *USENIX Security*, 2021.
- [24] “Yosys Open SYnthesis Suite,” <https://yosyshq.net/yosys/>, 2013.
- [25] P. Mohassel and P. Rindal, “ABY³: A Mixed Protocol Framework for Machine Learning,” in *ACM CCS*, 2018.
- [26] “Synopsis Inc. Design compiler,” <http://www.synopsys.com/implementation-and-signoff/rtl-synthesis-test/>, 2010.
- [27] Berkeley-ABC, “ABC: System for Sequential Logic Synthesis and Formal Verification,” <https://github.com/berkeley-abc/abc>, 2010.
- [28] S. Faraji and F. Kerschbaum, “Trifecta: Faster High-Throughput Three-Party Computation over WAN Using Multi-Fan-In Logic Gates,” *PETS*, 2023.
- [29] B. Kreuter, A. Shelat, and C. Shen, “Billion-Gate Secure Computation with Malicious Adversaries,” in *USENIX Security*, 2012.
- [30] T. Heldmann, T. Schneider, O. Tkachenko, C. Weinert, and H. Yalame, “LLVM-Based Circuit Compilation for Practical Secure Computation,” in *ACNS*, 2021.
- [31] R. K. Brayton and A. Mishchenko, “ABC: An Academic Industrial-Strength Verification Tool,” in *Computer Aided Verification*, 2010, <https://github.com/berkeley-abc/abc>.
- [32] D. Demmler, T. Schneider, and M. Zohner, “ABY - A Framework for Efficient Mixed-Protocol Secure Two-Party Computation,” in *NDSS*, 2015.
- [33] S. Ohata and K. Nuida, “Communication-Efficient (Client-Aided) Secure Two-Party Protocols and Its Application,” in *FC*, 2020.
- [34] I. Page, “Closing the Gap between Hardware and Software: Hardware-Software Cosynthesis at Oxford,” in *IEEE Colloquium on Hardware-Software Cosynthesis for Reconfigurable Systems*, 1996.
- [35] Intel Corporation, “Intel® High Level Synthesis Compiler,” <https://www.intel.com/content/www/us/en/software/programmable/quartus-prime/hls-compiler.html>, 2018.
- [36] Microchip Technology Inc., “SmartHLS Compiler,” <https://www.microchip.com/en-us/products/fpgas-and-plds/fpga-and-soc-design-tools/smarthls-compiler>, 2021.
- [37] C. Wolf, J. Glaser, and J. Kepler, “Yosys - A Free Verilog Synthesis Suite,” in *Austrian Workshop on Microelectronics*, 2013, <https://yosyshq.net/yosys/>.
- [38] V. Kolesnikov, A. Sadeghi, and T. Schneider, “A Systematic Approach to Practically Efficient General Two-party Secure Function Evaluation Protocols and Their Modular Design,” *Journal of Computer Security*, 2013.
- [39] —, “Improved Garbled Circuit Building Blocks and Applications to Auctions and Computing Minima,” in *CANS*, 2009.
- [40] J. A. Garay, B. Schoenmakers, and J. Villegas, “Practical and Secure Solutions for Integer Comparison,” in *PKC*, 2007.

- [41] D. Rathee, A. Bhattacharya, R. Sharma, D. Gupta, N. Chandran, and A. Rastogi, "SecFloat: Accurate Floating-Point meets Secure 2-Party Computation," in *IEEE S&P*, 2022.
- [42] D. Heath, V. Kolesnikov, and L. K. L. Ng, "Garbled Circuit Lookup Tables with Logarithmic Number of Ciphertexts," in *EUROCRYPT*, 2024.
- [43] J. Boyar and R. Peralta, "A Small Depth-16 Circuit for the AES S-Box," in *Information Security and Privacy Conference*, 2012.
- [44] K. Järvinen, H. Leppäkoski, E. S. Lohan, P. Richter, T. Schneider, O. Tkachenko, and Z. Yang, "PILOT: Practical Privacy-Preserving Indoor Localization Using Outsourcing," in *IEEE EuroS&P*, 2019.
- [45] Y. Huang, D. Evans, and J. Katz, "Private Set Intersection: Are Garbled Circuits Better than Custom Protocols?" in *NDSS*, 2012.
- [46] P. Mohassel and Y. Zhang, "SecureML: A System for Scalable Privacy-Preserving Machine Learning," in *IEEE S&P*, 2017.
- [47] M. Rosulek and L. Roy, "Three Halves Make a Whole? Beating the Half-Gates Lower Bound for Garbled Circuits," in *CRYPTO*, 2021.